ABSTRACT In this paper, approaches to obtain the sub-kT/q non-hysteretic operation mode in negative capacitance (NC) field-effect-transistors for a wide band of applied gate voltages, using capacitance matching, were systematically investigated using TCAD simulation. Unlike certain previous studies, in which the desired operation conditions were received for specific structures and materials, this study presents for the first time a general approach for matching arbitrary MOSFETs with various ferroelectric (FE) materials. This study shows that depending on the initial capacitance matching which represents the best possible subthreshold slope for the preliminary chosen base structure and FE material, any further optimization process can be different. Additionally, for the first time, FE materials were grouped with respect to the shape of their C-V curves in the NC region. This paper shows that with respect to the base structure, certain types of FEs are more preferable to obtain the sub-kT/q operation in a non-hysteretic manner for the wide band of applied voltages. In addition, the impacts of various parameters including the depletion capacitance, supply voltage, gate oxide capacitance, buried oxide capacitance on the capacitance matching were systematically investigated. 
I. INTRODUCTION
Negative capacitance (NC) field-effect-transistors (FETs), with a ferroelectric (FE) layer, connected in series to a conventional MOSFET (base structure), have been widely investigated over the past 10 years [1] - [10] . The NC effect leads to an internal amplification of the input gate voltage, which is proportional to the charge in the FE, and a consequential increase of the drain on-current (in the NC region only), while typically remaining off-current the same. As a result, a sub-60-mV/decade subthreshold slope (SS) can be obtained at room temperature with a slight process modification from the conventional CMOS technology.
The key to obtaining the desired operation mode is the appropriate capacitance matching, during the design procedure, between the capacitance of the FE layer (C FE ), the buffer oxide capacitance (C ox ), and the total capacitance of the underlying base MOSFET (C MOS ) shown in Fig. 1 . The required capacitance relations have been explained in detail in [2] and [11] - [17] , giving the sub-kT/q condition as
while the non-hysteretic one is
In the case when C FE is negative. Keep in mind that condition (1) is necessary, however, not sufficient, because it is based on the conventional equation of SS, and does not take into account the impact of parasitic effects, which also will not be investigated in this study. It is important to fulfill conditions (1)- (2) for the wide band of applied gate voltages, especially for the subthreshold region of the base structure. However, satisfying these conditions at the same time can be extremely difficult, therefore, an overwhelming numbers of reported structures have hysteresis [3] - [10] and/or have a sub-kT/q slope for only a few decades of drain current [6] , [18] , [19] .
In this study, we systematically investigated approaches to obtain a non-hysteretic sub-kT/q operation regime using capacitance matching. With respect to the shape of the capacitance characteristics, the FE materials were grouped together. It has been shown that approaches to perform capacitance matching for different types of FE materials can be different. Additionally, the impacts of various factors including the depletion capacitance, supply voltage, gate oxide capacitance, and buried oxide capacitance on the capacitance matching conditions were systematically investigated. Unlike some previous studies, in which the desired operation conditions were achieved for specific structures and materials [2] , [11] - [13] , [16] , [18] , [20] , [21] , this study presents, for the first time, a general approach to match arbitrary MOSFETs, such as bulk or semiconductor-OI FETs that can be used in ultra-thin-body FETs even for monolithic 3D integration (M3D) [22] , [23] , with various FE materials. As a result, this paper provides an outline to design sub-kT/q non-hysteretic NCFETs.
II. INVESTIGATED STRUCTURE AND SIMULATION METHOD
The schematic of the investigated NCFETs and corresponding capacitance model are shown in Fig. 1 . In this study, mainly n-channel structures were investigated; however, the simulation approach is also valid for p-channel NCFETs because according to [3] , [5] , [8] , and [10] , the operation principle and equivalent capacitance models of the p-type NCFETs are same as for the n-type structures. It will additionally be proven in chapter VI. That the C CS represents the total capacitance between the channel and substrate contact. In the case of the "on-insulator" (-OI) FET, the C CS in the depletion and weak inversion region should be calculated as a series connection for the semiconductor layer and buried oxide (BOX).
In the general case, capacitance can be defined as follows:
where Q is the charge stored on the capacitor's conductive plates, and V is the applied voltage. Therefore, C MOS can be calculated as follows:
where Q t is the total charge of the intermediate gate (absolute value is equal to the charge stored in channel layer Q i ), which equals the charge in the FE layer:
Similarly, the FE layer capacitance can be defined as follows:
where V FE is the voltage drop in the FE given by the LandauKhalatnikov (L-K) equation (in the static state) [1] :
where α, β, and γ are the Landau coefficients of the FE material, and T FE is the FE thickness. Using (5-6), the C FE can be calculated as follows:
The simulation approach was divided into two phases similarly to [13] - [16] , [20] , [21] , and [24] : the first step was the 2D simulation of the base FET in the commercial TCAD software, from which the potential and charge distribution Q i vs V IG as well as the transfer characteristics were determined. The second phase was a capacitance matching procedure to fulfill conditions (1)-(2), using (7), with further calculation of V CG using the L-K equations as follows:
in order to receive the transfer characteristic of the NCFET. Unlike [12] , [14] , [19] , and [21] , we used the C-V characteristics for the capacitance matching instead of C-Q, which, as we believe, makes understanding the matching more intuitive. Additionally, for our investigation, we neglected the impact of the T FE on P-E characteristic of the FE and as a result, on the Landau coefficients. However, for real FE layers, such a dependence might exist [25] - [27] . Therefore, to increase the probability of accurate matching during the design procedure, the dependence of the hysteresis curve on the T FE should be investigated separately.
III. INITIAL CAPACITANCE MATCHING
The NCFET design process should start by choosing the desired base MOSFET and FE material. In this study, the initial capacitance matching was defined as a procedure to calculate the ideal FE thickness T FE = T i , such that the nonhysteretic condition (2) where |C FE | = C MOS . Such a voltage was designated as the critical voltage V c shown in Fig. 2 (a) . In the case of multiple values, V c should be the closest point to the strong inversion region.
If V c is situated in the weak inversion region, it helps to improve the slope of the transfer characteristic in that part of the weak inversion region too. To take into account such an improvement, we introduced the extended slope (ES) -the average slope of the transfer characteristic for both the depletion (SS) and part of the week inversion characteristic, where V CG < V c . Using ES instead of the average SS is more informative for the transfer characteristics, which have an additional improvement of the slope at least for 1 decade and do not have saturation of the slope between the threshold voltage V T and V c . Therefore, with respect to Fig. 2 (b) , the ES can be calculated as follows:
where V 0 and I 0 correspond to the control gate voltage and drain current at the beginning of the depletion region, and #dec1 and #dec2 are the numbers of decades for the SS and weak inversion extension, while dec = #dec1 + #dec2. In cases when the work function of the intermediate gate contact W IG is smaller than the work function of the channel layer W c , a significant negative charge Q i can be induced at V IG = 0 V, resulting in the increase of the off-current. To keep the off-current the same, additional work function engineering can be performed [28] , changing the control gate work function by W, such as V FE = 0 V at V IG = 0 V (green line in Fig. 2 (b) ). The engineering of the gate work function does not impact the mutual arrangement of the capacitance characteristics.
A change in the T FE does not change the shape of C FE according to (7) , and only shifts its vertical position, as shown in Fig. 2 (a) . If T FE > T i , the non-hysteretic condition (2) is not fulfilled in a certain area; however, the SS in this area can significantly improve because of the bigger amplification of the applied voltage according to (6) . On the other hand, if T FE < T i , condition (2) is still valid; however, the improvement of the SS is reduced compared to the ideal case. Thus, the initial matching corresponds to the best possible SS for the preliminary chosen base structure and FE, in the case when the non-hysteretic condition is fulfilled for the whole band of the applied gate voltages. Such a procedure is necessary to evaluate the possibility of a desired operation regime. If achieved during the initial matching, the SS is not satisfactory, and its improvement can only be achieved by modification of the base structure or by using another FE material. Depending on the initial position of V c as well as the shape of the capacitance characteristic of the FE material, further actions to achieve the desired operation mode can be different, and will be discussed in the next section.
IV. SHAPE OF THE C-V CHARACTERISTICS
The shape of the C MOS vs V IG characteristic does not change with respect to the geometry of the base FET. With an increase of the applied gate voltage, the capacitance C MOS moves through the accumulation, depletion, weak, and strong inversion regions. However, with respect to the shape of the C MOS , the C FE vs V IG characteristics can be grouped mainly in accordance with the Landau coefficients. Use of such a grouping is a helpful and important approach for FE selection, to achieve the desired operation regime.
A MOSFET with a relatively long channel (L G = 500 nm) was chosen as a base structure to avoid parasitic effects, which hides the prediction of the intrinsic performance of the NC-FET. The impact of the short-channel effects, as well as other parasitic parameters, such as the interface and volume defects, will be left for future discussions. The other parameters of the base FET were as follows: sub-kT/q operation for the wide band of applied voltages, the average SS for the whole depletion region was considered.
• The first type (T1) of FEs mostly includes first order phase transition materials with negative α and β Landau coefficients, and |β| > |α|. With an increase of V IG in the NC region, the value of |C FE | for such materials decreases until it reaches its' minimum:
and then starts increasing until the end of the NC region. Fig. 3 shows the capacitance (a) and transfer (b) characteristics obtained during initial matching of the NCFETs, based on T1 materials such as: BaTiO 3 [1] , P(VDF-TrFE) [4] and HfSiO from [16] and [20] with respect to the base FET. For the FE layers, only absolute values for the capacitances in the NC region will be shown because the desired operation can be obtained only in this region. For the BaTiO 3 , P(VDF-TrFE) and HfSiO [16] NCFETs, the critical voltages are situated in the strong inversion region, resulting in a very short band of voltages, where the sub-kT/q condition (1) is fulfilled, while for the HfSiO [19] NCFET, it is situated closer to the weak inversion region, making the subkT/q band slightly wider. However, in the depletion region, such a condition does not fulfill all of the abovementioned NCFETs. Therefore, the slope of the transfer curve can be significantly improved only in the strong inversion region, while the average SS remains bigger than 60 mV/decade; however, it improves compared to the base FET due to the NC effect (see Table 2 ). Thus, the base structure should be optimized to shift V c closer to the depletion region and extend the sub-kT/q band towards the depletion area.
• The second type (T2) differs from the previous case by a continuous increase of the absolute value of |C FE | with an increase of V IG until the end of the NC region. Such a shape can be achieved when β is positive (second order transmission materials), as well as negative, while |β| < |α| and γ >> |α|. Fig. 4 shows the corresponding capacitance (a) and transfer (b) characteristics after the initial matching of the T2-based NCFETS with the FE layers made of PZT [19] , HZO [11] , SBT [15] , and Y-HfO 2 [12] with respect to the base FET, introduced before. All of the abovementioned NCFETs fulfill condition (1) for the whole subthreshold and weak inversion regions, helping to improve the SS and in certain cases the ES, which is a significant advantage over T1-based NCFETs.
For the investigated HZO NCFET, it shows an SS = 50.3 mV/dec for 7 decades (I D = 10 −15 -10 −8 A/µm) and an ES = 47.3 mV/dec for 10 decades (I D = 10 −15 -10 −5 A/µm). However, other T2-based NCFETs have SS ≈ ln(10) · kT/q. The reason is the inappropriate relations between layers' capacitances.
According to [1] , the SS of NCFET can be defined as follows:
In the case of the NC regime, the FE capacitance C FE can be replaced by -|C FE |. To obtain the steepest sub-kT/q slope, C CS should be the highest possible, while |C FE | should be as far as possible from C ox , and as close as possible to C MOS (until they fulfill conditions (1)- (2) 
Therefore, certain T2-based NCFETs require additional structure optimization.
One can notice, that the SS of PZT (1) NCFET is bigger than 60 mV/dec, while according to condition (1) it should be less. The reason is the presence of parasitic capacitances between the gate and source/drain, which are present in the depletion region, increasing the actual SS of the base structure compared to the SS calculated using the conventional equation.
Additionally, of note is that the on-current of the HZObased NCFET decreased compared to the base FET. It is related to the width of the NC region of the capacitance characteristic. The maximum intermediate gate voltage, corresponding to the transition from the negative to positive regions of the FE, has been defined as V P and is introduced in Fig. 2 (a) ). For the HZO NCFET, V P is situated in the weak inversion region, and when C FE becomes positive, according to (11) , SS increases, leading to saturation of the transfer characteristic as shown in Fig. 4 (b) (black line). Therefore, to have the same on-current as in the base FET, V P should be situated in the strong inversion region.
However, for such a case, it is highly possible that V c will also be situated in the strong inversion region resulting in a narrow sub-kT/q band for a T1-based NCFET, and |C FE | ≈ C ox for a T2-based one, which is not preferable for the desired operation mode. Thus, for certain structures, it should be a trade-off between a decrease in the SS and an increase in the on-current. We believe that the optimal solution is when V c situated in the weak inversion region, resulting in a slight drop of the on-current, while the sub-kT/q condition is fulfilled for the whole depletion region, which enables a significantly improved SS in this region.
• The third type (T3) of FE materials is actually a particular case of T1 or T2 and differs from them by a significantly smaller dC FE /dV IG slope in the NC region as well as by the position of V c which is situated far away from V T . T3 materials have a small value for |α| and |β| (both about on the order of 10 7 SI units), which can be noticed by the very gentle slope of the P-E curve in the NC region. ) shows, respectively, the capacitance and transfer characteristics of NCFETs based on T3 PZT [29] and Pb(Nb 0.04 Zr 0.28 Ti 0.68 )O 3 [30] layers. An average SS of 61 mV/dec for 7 decades was obtained for both NCFETs. However, to achieve a sub-kT/q operation, V c should be shifted much closer to the depletion region, which requires a significant modification of the base structure, which will be discussed in the next section.
A list of the FE materials used in this article, and their parameters are shown in Tab. 1. An efficiency comparison of the NCFETs, based on these FE materials, is presented in Tab. 2. As shown in Tab. 2, V T and I on represent structures with additional work function engineering, if W = 0.
However, further investigations have been performed on only certain materials. HfSiO, discussed in [16] , has been used as a T1 material, because it required minimal modifications of the base structure, while HZO [11] and SBT [15] have been used as T2 materials. The reason why we investigated two T2 materials is the positions of their V c situated in different operation regions (weak inversion for HZO and strong inversion for SBT) during the initial matching, while all T1 materials have V c situated in the strong inversion region. We did not investigate T3-based NCFETs separately because the approach on their matching is the same as the other types of the FE materials; however, they require more significant modifications of the base structure.
V. FACTORS THAT AFFECT THE CAPACITANCE MATCHING
In the following section, we will discuss factors that can be used to improve matching conditions and decrease the SS. Critical voltages, used during capacitance matching procedures of modified structures, have also been referred as V c .
A. DEPLETION CAPACITANCE C D
The depletion capacitance in conventional bulk structure is equal to C CS , while for -OI structures, C D becomes a part of C CS . An increase of C D increases V T as well as the total capacitance C MOS in the depletion region and the total gate charge Q t . An increase of Q t leads to an increase of the negative voltage drop in FE, according to (6) , and as a result, to a shift of the C FE to smaller values of V IG . Consequently, V c can also become shifted towards lower values of V IG , which can lead to an extension of the sub-kT/q band, in the case when T FE is increased, while conditions (1)-(2) are fulfilled. C D can be increased by a change in the following parameters for the channel layer (for bulk epi-MOSFETs and -OI MOSETs): a decrease of thickness T ch , increase of dielectric permittivity and increase of doping concentration N ch as well as by the following parameters for the substrate (for all types of bulk MOSFETs): a decrease of thickness T sub and increase of the opposite channel doping concentration N A . Fig. 6 shows the capacitance (a) and transfer (b) characteristics of the T1-based HfSiO NCFET after the second 914 VOLUME 6, 2018 capacitance matching procedure for a modified base structure with N A = 1 · 10 19 cm −3 , with respect to the initial matching results. The shift of the V c to the weak inversion region as well as the increase of C CS helped to improve the SS to 29.3 mV/dec for 7 decades and the ES to 28.8 mV/dec for 9 decades. However, due to the shift of V p and the contraction of the NC band's width, the on-current decreased compared to the initial matching. In the case of T2-based NCFETs, shown in Fig. 7 , an increase of C D led to an improvement of the SS of 49.6 mV/dec for 7 decades and the ES of 46.7 mV/dec for 9 decades for the SBT NCFET. However, for the HZO NCFET, the shift of the V c and V p significantly narrowed the NC region, moving V P to the depletion region. As a result, the performance of this NCFET significantly worsened in the whole subthreshold region. Tab. 3 shows a comparison of the efficiency of the investigated T1-and T2-based NCFETs with the different N A .
Thus, an increase of C D is more beneficial for T1-and T2-based NCFETs, which after the initial matching have V c situated in the strong inversion region, and by the increase of C D can be shifted towards the depletion region with an extension of the sub-kT/q band. It is also beneficial for T3-based NCFETs; however, they require more significant changes of C D ,compared to T1-and T2-based structures, which in certain cases cannot be implemented due to technological difficulties. However, for certain T1-and T3-based NCFETs with a narrow sub-kT/q band, when an increase of C D is not enough to extend a such band, the SS deteriorates, similar to the conventional MOSFET. If V c is situated in the weak inversion region, an insignificant increase of C D can be beneficial to decrease the SS (C FE becomes closer to C MOS ); however, it will definitely decrease the on-current. For structures that have V c at the depletion region, an increase of C D will lead to a significant contraction of the NC region and degradation of the SS; therefore, for such structures, a decrease of C D is a more preferable solution to move V c towards the weak inversion region.
B. SUPPLY VOLTAGE V D
Supply voltage manipulation, to achieve a desired operation regime, is the most contradictory approach, because a high supply voltage is not preferable in terms of power saving and can lead to parasitic effects, such as channel length modulation, gate induced drain leakage, drain induced barrier lowering, hot carrier injection etc. as well as does not always lead to improvement of the SS. However, for certain structures, such improvement can be achieved, therefore, this factor cannot be ignored. Additionally, the choice of supply voltage is important during the design procedure of NCFETs and will be discussed later.
In the weak inversion region, after the thin channel is formed, it starts having a role as a terminal, shielding the substrate from the gate. At this time, the gate-source C IGS and gate-drain C IGD capacitances start increasing, and in the strong inversion region their sum will become very close to C ox . By the increase of V D , the rate of increase of C IGS and C IGD and as a result, the C MOS vs V IG curve in the weak and in the beginning of the strong inversion regions can be manipulated. Usually, after the initial matching of T1-and T2-based NCFETs, V c is situated in one of the VOLUME 6, 2018 915 Fig. 8 (a) , and will be referred as the "step". It appears that the electric field, created by the supply voltage and highly doped S/D regions, can produce an area with a high hole concentration, situated close to the edge of a highly doped drain region.
Another type of S/D engineering is shown in Fig. 8 (b) . Such a shape is used to suppress parasitic short-channel effects, which is achieved by the creation of extensions with Fig. 8 (a) . As we can see, for the structure with the extensions, the "step" in the weak inversion region is absent. Fig. 9 shows the capacitance matching of the HfSiO FE layer and original base FET for V D = 0.1 V and V D = 0.5 V. With the increase of V D , the sub-kT/q band is expanded. However, this band still has not covered the depletion region completely, and the insignificant improvement of the SS from 63.4 to 62.0 mV/dec for 6 decades, happened because of the decrease of |C FE | in the depletion region.
The corresponding characteristics of a NCFET, based on a modified structure with S/D extensions, are shown in Fig. 10 . Due to the presence of the extensions, the depletion width slightly decreased, making the SS of such a base structure bigger -69.1 mV/dec for 6 decades. As a result, the SS of NCFETs, based on such a structure, also becomes bigger.With an increase of V D from 0.1 V to 0.5 V, the SS was improved from 66.3 to 65.3 mV/dec, for 6 decades.
For T2-based NCFETs, based on the original base structure with abrupt S/D engineering, the increase of V D also led to an improvement of the SS shown in Fig. 11 . For the 916 VOLUME 6, 2018 SBT NCFET, it decreased from 59.1 to 56.9 mV/dec for 7 decades. However, due to the presence of "step", relation (1 -C MOS /|C FE |) in the weak inversion region increased, as well as due to elongation of the weak inversion region of base structure, steepness of transfer characteristic in this region decreased. As a result, ES improvement became negligibly small: from 57.6 to 57.2 mV/dec for 9 decades. For the HZO-based NCFET, which had V c in the weak inversion region, the ES has been diminished from 46.7 mV/dec to 42.5 mV/dec for 9 decades. The NCFETs, based on modified the base structure with the S/D extensions, showed a negligible improvement in the SS for the SBT-based structure from 62.5 to 61.6 mV/dec, while for the HZO-based one, the improvement was more significant: 54.5 vs 49.2 mV/dec, both for 6 decades, shown in Fig. 12 . However, unlike the structure with the "step", improvement of the ES was not achieved.
In general, improvement of the SS for NCFETs with extensions is commensurate with structures that have abrupt S/D engineering. However, in the case of T2-based NCFETs with a "step" shape in the C-V characteristic, an additional improvement in the ES can be achieved, if the V c is situated in the weak inversion region because near to the "step," a relatively wide area with |C FE | ≈ |C MOS | can exist, which is beneficial for the increase of the steepness of the transfer curve. Tab. 4 shows the impact of the supply voltage increase on the performance of the NCFETs with different S/D engineering.
As seen from the capacitance characteristics, in Figs. 9-12 (a) , to avoid the hysteretic operation, the matching should be performed for the minimum intended supply voltage. In such a case, an increase the supply voltage will only decrease the steepness in the weak inversion region and the ES, as a result, while the SS remains the same. This can be seen in Figs. 9-12 (a) by picking the dashed line for C FE (V D = 0.1 V) and the solid line for C MOS (V D = 0.5 V), which increases the C FE -C MOS , deteriorating the slope. However, if capacitance matching has been performed for a higher supply voltage, which can be seen by the solid Fig. 2 (a) ). Additionally, structures, which have V c far in the strong inversion region -T3-based MOSFETs, are not affected by this effect, because manipulations of V D do not lead to a change in the optimal C FE vs V IG curve.
Therefore, as one can notice, depending on the initial position of V c , further actions to increase the steepness of the transfer characteristic are as follows: if V c is situated in the beginning of the strong inversion region, a high V D is required to shift V c close towards the weak inversion region, as well as to move C FE closer to C MOS ; if V c is situated in the weak inversion region, a slight increase can be enough; if V c situated in the depletion region or far in the strong inversion region (T3-based NCFETs), V D should remain unchanged.
C. BUFFER OXIDE CAPACITANCE C OX
As it was reported in [31] , it is difficult for FE connected in series to a semiconductor to achieve a non-hysteretic sub-60 mV/dec operation, making the presence of a buffer VOLUME 6, 2018 917 oxide desirable. However, the impact of C ox also differs from the type of FE material used as well as from the position of V c during the initial matching. An increase of C ox insignificantly shifts V c towards the depletion region, making possible for T1-based NCFETs to extend the sub-kT/q band. Therefore, if the initial structure with T1-FE has V c in the depletion/weak inversion region, using a bigger C ox is preferable. Fig. 13 (a) and (b) shows, respectively, the capacitance and transfer characteristics of the HfSiO-based NCFET with T ox = 5 nm and T ox = 1 nm. To demonstrate the impact of C ox , the supply voltage was changed to 0.5 V. Both factors enabled the decrease of the SS from 62.0 mV/dec (7 decades) and the ES from 70.5 mV/dec (9 decades) to 59.2 and 56.0 mV/dec for 7 and 9 decades, respectively. Because of the shift of V p towards the opposite direction from the strong inversion region, the on-current is slightly decreased. However, if the initial structure already has wide a subkT/q band, which covers the depletion region, a smaller C ox is preferable because the depletion region relation | (11) increases, while C SC changes insignificantly, which leads to an insignificant improvement of the SS. Such an approach can be used both T1-and T2-based NCFETs. Fig. 14 (a) and (b) shows the capacitance and transfer characteristics in the case of capacitance matching for the HfSiO T1-based NCFET with N A = 1·10 19 cm −3 . An increase of T ox from 5 to 10 nm improved the SS from 30.8 to 22.5 mV/dec for 7 decades and the ES from 28.8 to 19.5 mV/dec for 9 decades.
Matching for the T2 HZO NCFETs with T ox = 10 nm led to an ES of 43.7 mV/dec (10 decades) shown in Fig. 15 . For the SBT, the ES improved insignificantly from 58 mV/dec to 57 mV/dec for 10 decades, because V c was still situated in the strong inversion region, and in the depletion region |C FE | was quite close to C ox . The effect of the T ox increase on T3-based NCFETs would be even less perceptible. Tab. 5 shows the summarized impact of C ox on the performance of the investigated NCFETs. Despite the fact that according to the simulation results, the increase of T ox does not have any limitations in terms of the SS improvement, for real structures, a thick T ox leads to an increase of the SS for the base FET, which results in a smaller gate charge density, and requires a thicker T FE to maintain the same magnitude of voltage drop V FE given by (6) . Additionally, a thick T ox leads to the degradation of dynamic characteristics as well as a worse suppression of the short-channel effects. Therefore, a certain optimal value of T ox should exist, which is a trade-off between the improvement of the SS and the drawbacks of using a thick oxide.
D. BURIED OXIDE CAPACITANCE C BOX
The parameters of the initial base SOI MOSFET were chosen as follows: L G = 500 nm, T ox = 5 nm, ε ox = 22, the strong inversion region, BOX is shielded from the gate contact by the channel. Therefore, if the initial position of V c was in the strong inversion region, its position should remain unchanged, and the sub-kT/q band cannot be extended. On the other hand, an increase of C BOX also increases C CS , which is beneficial for the sub-kT/q band, where
|C FE | | < 0, making such a factor useful for T2-based structures, while for T1-and T3-based NCFETs, it can lead to a general deterioration of the transfer characteristic steepness because of the considerable increase of the SS beyond the sub-kT/q band, according to (11) . Fig. 16 shows the capacitance (a) and transfer (b) characteristics after the matching of T1-based (HfSiO) and T2-based (HZO) NCFETs with different BOX thicknesses. The decrease of T BOX from 490 to 10 nm led to the degradation of SS from 60.4 to 65.0 mV/dec (7 decades) for the HfSiO-based NCFET, while for the HZO-based NCFET, the increase of C BOX helped to improve the SS from 59.7 to 57.8 mV/dec for 7 decades due to the abovementioned effect.
From Fig. 16 (a) it can be noticed that the beginning of the weak inversion region for the structures with the thin BOX became shifted towards higher values of V G , making possible the decrease of |C FE | in the depletion region, which is beneficial for SS improvement. For T1-based materials it can also lead to the extension of the sub-kT/q band. Fig. 17 shows the capacitance matching of the modified HfSiO SOI NCFET with T body = 2 nm, and T ox = 1 nm. With the decrease of the T BOX from 50 to 1 nm, the ES improves from 63.1 to 52.9 mV/dec for 8 decades because the increase of the C BOX led to the extension of the subkT/q band over the whole depletion region. Therefore, use of a thin BOX can be beneficial for structures that during initial matching have V c situated in the weak inversion region.
VI. P-CHANNEL NCFETS
To prove that the effects of the abovementioned factors are valid also for p-channel NCFETs, we performed an additional simulation of the most effective factor, the depletion capacitance, on the performance of a p-channel NCFET. Therefore, the doping concentrations of the base structure was changed as follows: p+ source/drain doping concentrations N S/D = 1 · 10 20 cm −3 and channel and substrate n doping concentration N ch = N D = 1 · 10 18 cm −3 , while the other parameters remained the same as those of a n-channel structure. HfSiO [16] and SBT [15] were used, respectively, as T1 and T2 materials. Fig. 18 shows the capacitance (a) and transfer (b) characteristics of the investigated structures. As one can see, the impact of the increase VOLUME 6, 2018 919 of the channel doping concentration is absolutely the same as that of the n-channel NCFET previously investigated, and the results are summarized in Tab. 7. Additionally, even the extracted values, shown in Tab. 7, are very similar to those of Tab. 3. Similarly, we can claim that the effect of the other parameters on the SS of NCFETs is same for both n-and p-channel structures.
VII. CONCLUSION
In this study, we, for the first time, systematically investigated approaches to obtain the sub-kT/q hysteresis-free operation mode of NCFETs based on arbitrary MOSFETs and FE materials for a wide range of applied voltages using a capacitance matching simulation. Depending on the position of the critical voltage V c during the initial matching, further actions to improve the SS are as follows. If V c is situated in the strong/weak inversion region, and needs to be shifted closer to the depletion region (to extend the sub-kT/q band), it can mainly be done by increasing the depletion capacitance C D . An insignificant shift can be achieved by increasing the oxide capacitance C ox . For SOI structures with V c situated in the weak inversion region, it can be also obtained by an increase of the BOX capacitance C BOX . In contrast, when V c is situated in the depletion region and the NC band of the FE capacitance C FE is narrow, it can be expanded by decrease of C D , as well as by decreasing C ox . In the case when V c is situated in the depletion/weak inversion region and its position is satisfactory, further improvement of the SS can be done by decreasing C ox and increasing C BOX as well as by increasing the supply voltage. However, the impact of each factor is not straightforward, and they have their own saturation. Therefore, the optimal combination of factors, corresponding to the best possible SS, can be verified only by the capacitance characteristics achieved during extra simulations. Additionally, if the NC region of the FE capacitance does not cover the whole depletion and weak inversion regions, the on-current will be smaller compared to that of the base FET. Therefore, for certain structures there could be a tradeoff between the improvement of the SS and the increase of the on-current.
In general, a better SS can be more easily obtained for T2-based NCFETs due to a wide sub-kT/q band. Even if V c is situated far from the depletion region (T3-based NCFETs), SS ≈ 60 mV/decade can be achieved for a wide band of gate voltages, while for T1-based NCFETs, the desired operation mode sometimes can be obtained only for a very short band of gate voltages, leading to an average SS > 60 mV/decade.
